Abstract-A switched substrate-shield inductor (SSI) topology in bulk CMOS is proposed which minimizes parasitic capacitance and substrate losses, while tuned magnetically induced currents facilitate inductor tunability. The high frequency behavior of the induced current is analyzed, resulting in intuitive insights and design guidelines for a high-performance SSI. An SSI prototype in 65-nm bulk CMOS achieves 34% inductance tunability with a quality factor of >10.3. A voltage-controlled oscillator (VCO) using SSI achieves 40.3% tuning range, from 21 to 31.6 GHz, and a phase noise of −119.1 ± 3.7 dBc/Hz at 10-MHz offset frequencies. The VCO core consumes 4.3 ± 0.2 mW from a 1-V supply.
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I. INTRODUCTION
W ITH a rapid adoption of wireless mobile devices, the demand for high data rate will continue to grow. To meet such demands, wireless communication is expanding toward millimeter-wave (mm-wave) frequencies where a larger spectrum range is available [1] - [6] . Voltage-controlled oscillators (VCOs) with wide frequency tuning range (TR) are required to support larger bandwidth at mm-wave frequencies, and to compensate for the process-voltage-temperature (PVT) variations in bulk CMOS technologies. VCOs operating at mm-wave frequency demonstrate relatively poor TR and phase noise (PN) performance due to low-quality factor (Q) of the passive components and large parasitics [4] , [6] . Instead, mm-wave carrier signals can be synthesized by the frequencymultiplication of a high-frequency signal [3] , [7] .
At high frequencies, the TR is still limited due to the small varactor tuning ratio and a large parasitic capacitance at the LC tank. Inductance tuning [8] can be used in conjunction with the varactor to enhance the TR. Several innovative methods have been proposed to improve the TR, such as switched-transformers (S-TFs) with discrete or continuous tuning [1] , [9] - [12] , switched inductance [3] , [5] , [13] , switched guard-rings [4] , multimode VCOs [6] , [14] , [15] , and bridge circuits [16] . While maximizing inductance tunability is crucial in achieving a large TR, its associated costs can become a bottleneck in the overall performance of wideband signal generation circuits. Fig. 1 shows a block diagram of a VCO with an L and C tuned tank. Here, C p is the total parasitic capacitance at the tank and G m is the required transconductance to compensate for net tank losses R T . Additional parasitics due to inductance tuning are modeled as the change in capacitance ( C p ) and the change in resistance ( R p ). The ratio of maximum to minimum oscillation frequency ( f osc ) in an L and C tuned VCO is
where L is the change in tank inductance. Equation (1) shows that C p limits the TR, while R p degrades the tank's net quality factor (Q T ). A smaller Q T results in higher power consumption (larger |G m |) and poorer PN in the VCO. The VCO buffers are commonly designed using a similar LC-tank as in the wide TR VCO. A smaller tank impedance also increases the power consumption of the VCO buffers. Magnetic induction, first observed by Francois Arago in 1824, is a cause of significant energy loss in on-chip inductors at high frequencies due to the electromagnetic (EM) flux coupling between the inductor and the lossy substrate [17] . The induced currents flow in the semiconducting silicon substrate (10-20 · cm in bulk CMOS) and convert electromagnetically coupled energy into heat, which increases losses. A patterned metal shield minimizes substrate losses [17] - [20] by absorbing tangential components of the EM field in a low resistivity shield. However, a straightforward integration of the substrate shields with conventional S-TF results in increased parasitic capacitance, high design complexity, and the possibility of higher order resonance modes [6] , [15] .
A switched substrate-shield inductor (SSI) [2] is proposed with discrete and continuous inductance tuning which reduces substrate losses and minimizes parasitic capacitance at the VCO tank. The frequency dependence of the magnetically induced current is analyzed for an S-TF in Section II. The high frequency behavior of the proposed SSI is presented, and the close-form expressions for key circuit parameters and intuitive design strategies are derived in Section III. Simplified equivalent circuit models, expanding upon previous works [1] , [4] , [6] , [9] , are presented for illustration purposes. A variant of the SSI, SSI2, with larger Q versus L tradeoff is introduced and analyzed in Section IV. Finally, the VCO measurement results and conclusions are presented in Sections V and VI.
II. MAGNETIC INDUCTION IN CONCENTRIC COILS
A graphic representation of Lenz's law for two concentric coils in an S-TF configuration is shown in Fig. 2(a) , where excitation is applied to the primary coil (L p ) and the switch (SW) at the secondary coil (L s ) is closed. The related symbols are listed in Table I . According to Lenz's law, the direction of the magnetically induced currents in the secondary coil is such that its resulting magnetic field opposes a change in the excitation magnetic field of the primary coil. The equivalent inductance (L eq ) of the S-TF is given as
H T is the net magnetic (H )-field enclosed by the surface area ( A) of the primary coil. As seen from (2), L eq is a 
Here, |W H | and |W E | are the stored magnetic and electric energy, respectively, and P loss is the sum of all losses in the system. The total stored magnetic energy decreases in the presence of magnetic induction in the secondary coil, which decreases the equivalent inductance; while the resistive losses of the secondary coil and the substrate add to the denominator of (3) and decrease the quality factor.
A. Magnetic Induction at Low Frequencies
Under magnetoquasi-static conditions, and assuming a timeharmonic excitation that varies as e j ωt , H i is calculated using Maxwell's equations and Ohm's law [21] , [22] as
H e0 is a proportionality factor which is a variable in space but not time. At low frequencies, where Re(σ s ) Im(σ s ), H i is in-quadrature phase with H e . Thus, the magnetic induction affects Q L but not L eq [see (2) ]. For induced currents in the substrate [17] , (4) is valid due to the large substrate resistivity. However, for S-TFs, where the resistivity of the secondary coil is much lower, the assumption of Re(σ s ) Im(σ s ) becomes invalid at high frequencies.
B. Magnetic Induction at High Frequencies
The induced current in the secondary conductor, at a distance d from the primary conductor [as shown in Fig. 2(a) ], is calculated using Faraday's law as between the induced voltage and the resulting current due to the secondary coil's net impedance (Z s ) is modeled as the third phase-term. The last phase-term in (5) represents the additional phase delay due to the finite wavelength (λ). To calculate L eq using (2), H i over the primary coil's surface is calculated from (5) using Ampere's law as
H i0 is a proportionality factor which is a function of the mutual coupling between the coils. H i travels an additional distance d compared to H e , causing a factor of two in the last phase-term in (6) . The H -field vectors are shown in Fig. 3 , with angle θ s given from (6) as
The calculated in-phase component of H T , H T ,in , is shown in Fig. 4 for an S-TF [refer to Fig. 2(b) ] and ignoring capacitances. The primary coil and the secondary coil are designed using layer M 9 and M 1 , respectively. The SW is in a closed (ON) state. Key design parameters are given in frequency ω tr as the frequency where ∂θ s /∂ω = 0. For frequencies beyond ω tr , θ s decreases due to the additional phase delay, causing a weakly nonmonotonic behavior in H T . Thus, H i (and hence H T ) is a nonmonotonic function of frequency, contrary to (4).
The secondary coil is commonly implemented using a thick metal layer, such as layer M 8 in Fig. 2(b) , to maximize the Q s . A low-resistivity secondary coil layer also minimizes the substrate losses by absorbing the tangential EM fields. However, the M 8 thickness is more than two times larger than the skin-depth (δ skin ) of 0.38 μm at 30 GHz. Hence, the tangential H -field also induces current in a thick secondary coil layer which increases overall losses [23] . Furthermore, a large parasitic coupling capacitance exists between the primary coil and the secondary coil due to a small vertical gap of only 0.74 μm between the M 9 and M 8 layers.
The gap between the M 9 and M 1 layers is four times larger than the gap between the M 9 and M 8 layers [refer to Fig. 2(b) ]. Using the M 1 layer for secondary coil implementation reduces the coupling capacitance by about four times compared to using the M 8 layer. The M 1 layer has 7.5 times higher sheet resistance compared to the thick M 8 layer, which increases overall losses [23] . However, as shown in Fig. 4 , an eight times increase in Q s from the nominal value reduces L eq at 30 GHz by only 4% in the ON state. This demonstrates the weak dependence of the L eq of magnetically switched transformers on Q s .
III. PROPOSED SWITCHED SUBSTRATE-SHIELD INDUCTOR WITH ONE SECONDARY COIL A. Operation Principle
The layout of the proposed SSI with one secondary coil (SSI1) is shown in Fig. 5 . Unlike conventional designs [18] , [19] , the secondary coil is formed around a floating shield in the lowest metal layer M 1 . In SSI1, the M 1 shield captures the tangential EM fields to reduce the substrate losses. A thin M 1 layer also minimizes induction losses due to the tangential H -field compared to the M 8 layer. The normal H -field provides inductance tuning through magnetic induction in the secondary coil. The SSI1 uses only two layers to achieve minimum intercoil parasitic capacitance and to avoid higher order resonance modes. The secondary coil is switched between an open (OFF state) and short (ON state) loop using a MOSFET switch. In the OFF state, the secondary coil is open (R sw → ∞) and the inductor acts akin to a conventional inductor with substrateshielding. The effect of small induced current loops circulating locally [23] within the thin M 1 layer is negligible at the frequency of interest. In the ON state, the secondary coil forms a closed loop through the switch (R sw → 0), thus decreasing the equivalent inductance at high frequencies, as discussed in Section II-B. The shield operates similarly in both ON and OFF states. Since δ skin is greater than the M 1 layer thickness (0.12 μm), the shield absorbs 27% of the normal H -field component, which reduces the substrate coupling by roughly the same amount. A lower substrate coupling further minimizes losses.
B. Equivalent Circuit Modeling
A simplified differential single-π network [24] is used for SSI's equivalent circuit modeling, as shown in Fig. 6 . C ox1 and C ox2 are capacitance between the shield and the primary coil, and the shield and the substrate, {C sh , C sub } is the net {shield, substrate} capacitance, and {R sh , R sub } is the effective {shield, substrate} resistance for the displacement currents [26] . C sw is the switch's drain-source capacitance, C s is the net capacitance of the secondary coil, and C sT = C s + C sw . L sub and R sub2 are the effective inductance and resistance, respectively, for magnetically induced currents in the substrate (i i,sub ). Using Fig. 6 , the equivalent circuit expressions are derived and summarized in Table II, 
Here, k is the magnetic coupling factor defined as k 12 
With discontinuous metal strips placed orthogonal to the current flow in the coils, the magnetic coupling between the strips and the coils is negligible [19] . The strips affect real losses of the system [18] , [19] , [27] , [28] and can be readily included using the superposition principle.
In the ON state, the net flux coupling between the substrate and primary coil is reduced due to the partial cancellation of H e by the out-of-phase H i [29] . The reduced flux coupling is modeled as M psub,ON in Fig. 6 , due to the reduced inductance (L p −M ps ) seen by the substrate. The substrate losses decrease with a lower M psub . Hence, the substrate losses are lower in the ON state compared to the OFF state. Since the SW is located symmetrically for a differential excitation at the primary coil, C sT has no effect on the primary coil in the ON state [16] . In the OFF state, with R sw 1/(ω · C sT ), C sT acts as a load, resulting in the equivalent self-resonance frequency (SRF) being a strong function of ω s , as given in Table II .
C. EM Simulation Results and Comparisons
The SSI1 and four key variants of the conventional S-TF are EM simulated using Keysight Momentum for performance comparisons. These variants are shown in Fig. 7(a) . The four variants are S-TF with secondary coil in M 8 (layout I), layout I with a floating substrate shield [19] in separate M 1 layer (layout II), an S-TF with secondary coil in M 2 layer and the shield in M 1 layer (layout III), and an S-TF with secondary coil in M 1 layer and no shield (layout IV). The primary coils in all of the layouts are designed using the M 9 layer. The dimensions of the coils and the shield and the switch size are the same as that of the SSI1. The simulation results are shown in Fig. 7(b)-(e) . The VCO comparisons are provided using the design values from Section V-A. A minimum frequency overlap of 1.5 GHz is maintained between the OFF and ON states, to compensate for the PVT variations.
The frequency dependence of SSI1's Q eq is analyzed first. The Q eq,OFF curve [ Fig. 7(d) ] is the same as that of a conventional inductor. In ON state [ Fig. 7(e) ], Q eq,ON increases with frequency for low frequencies where i i ≈ 0. As i i increases, L eq,ON decreases with frequency while R p and R s increases as a function of √ f (due to skin-depth). This results in Q eq,ON being a decreasing function of √ f for up to ω tr . Beyond ω tr , L eq,ON increases as discussed in Section II-B, while the losses scale as before. The relative increase in L eq,ON increases Q eq,ON at high frequencies. The calculated and EM simulated ω tr for the SSI1 are 43 and 41 GHz, respectively.
As shown in Fig. 7(b) and (c), due to higher Q s and a lower ω SRF , layout I achieves 4% higher L compared to the SSI1. However, a higher ω SRF of the SSI1 improves VCOs varactorbased TR by 28% in the OFF state compared to layout I. A smaller varactor-based TR in conjunction with a larger L of layout I leave a frequency gap between the OFF and ON states. The total VCO TR is 20% higher with the SSI1 compared to layout I. Due to the presence of a low-resistivity M 8 layer-based secondary coil, a separate substrate shield has negligible impact on layout II's performance compared to layout I. With a gap of only 0.16 μm between M 2 and M 1 layers, a large coupling capacitance exists between the secondary coil and the shield in layout III. Therefore, use of layout III results in a similar total VCO TR as with layout I, but with a lower Q s . The SSI1 and layout IV adds negligible parasitic capacitance to the tank and result in a similar TR.
The simulated Q eq,OFF and Q eq,ON are shown in Fig. 7(d) and (e). Due to a lower substrate loss, the SSI1 has more than 16% and 8% higher Q eq,OFF and Q eq,ON , respectively, than layout IV within the frequency of interests. A smaller Q s and lower tangential H -field induced losses in the secondary coil reduces the peak Q eq,OFF of the SSI by 20% compared to layout II. Leeson's formula [30] predicts the VCO PN as
Here, F is a noise factor modeling the noise contribution of G m cells, k B is Boltzmann's constant, T is absolute temperature, Q T is tank's loaded quality factor, V T is the voltage swing at the tank, R T (= ω osc · L eq,osc · Q T ) is the total tank loss, f is the offset frequency from the carrier signal, and L eq,osc represents the equivalent inductance value at the oscillation frequency. A varactor Q (Q v ) of 16 is assumed.
A lower Q eq of the SSI1 results in less than 0.5 dB VCO PN degradation across the TR compared to layout I (8). As shown in Fig. 7(e) , the Q eq,ON is dominated by the secondary coil losses. The M 2 layer has two times lower resistance compared to the M 1 layer. Consequently, a higher Q s of layout III improves the PN by 0.2 dB compared to SSI1 across the TR.
For an equal coil area, the SSI1 improves VCO's figure-ofmerit-with-tuning-range (FoM T ) [2] by an average of 1.2 dB at no additional cost compared to the conventional S-TF design of layout I.
D. SSI1 Design Guidelines and Discussion
The design of the proposed switched shield is discussed next using key design parameters shown in Fig. 5(a) . The mutual coupling between two concentric coils, M ps , is maximum when the two coils have an equal area, i.e., a p = a s in Fig. 5(a) . Although this choice maximizes M ps , and hence leads to a higher L, it is undesirable because of the following.
1) It increases the parasitic capacitance between the coils.
2) The resulting shield is less effective in minimizing the substrate losses because the fringe EM-fields outside the primary coil area directly couples to the substrate [28] . Therefore, a s ≥ a p is required to maximize M ps while minimizing M psub . The proposed SSI1 is EM simulated for various design parameters one at a time, to identify the impact of individual parameters, as presented next.
1) {L eq , Q eq } Versus a s : The graphs of normalized L eq and Q eq versus a s /a p are shown in Fig. 8(a) . M ps is maximum for a s ≈ a p , resulting in maximum L and smallest Q eq in the ON state. The coupling capacitance (C c ) between the primary and the secondary coils is highest for a s ≈ a p . Consequently, a smaller SRF causes the peak-Q frequency to shift to a lower value, thus lowering the Q eq at the frequency of interest in OFF state. As a s is increased, M ps and C c reduce, resulting in a lower L (however, with a decreasing rate [2] ). An increase in L s and R s also reduces i i in the secondary coil (5). A a s /a p ratio of 1.6 is used to maximize the ON state Q eq , which improves the FoM T by 0.2 dB compared to a a s /a p ratio of 1.
2) {L eq , Q eq } Versus W s : The Q s increases as a weak function of W s due to the reduction in the secondary coil's dc resistance. As discussed in Section II-B, a higher Q s results in a lower L eq and higher Q eq in the ON state. In the OFF state, the loss due to the locally induced current loops within the secondary coil [27] becomes significant with increasing W s , causing a sharp decline in Q eq , as shown in Fig. 8 
(b).
A W s /W p ratio of 1 improves the PN in OFF state by 0.5 dB compared to a ratio of 1.5.
3) {L eq , Q eq } Versus R sw : A key parameter in the design of a switched inductor is the switch size. To the first order, R sw and C sw are inversely and directly proportional to the switch size (N sw ), respectively. A large C sw may provide small enough impedance for significant induced current to flow in the secondary coil even in the OFF state. Following a similar approach as in (6) , H i in the OFF state is given as
, and H i0,OFF is the OFF-state proportionality constant. For an equal voltage phase across them, the resulting current in a capacitor leads the resulting inductor current phase by π. This causes a sign reversal of the inversetangent function in (9) compared to that of (6 Table II) . A three times decrease in R sw decreases L eq and Q eq by 8% and 32%, respectively, as shown in Fig. 8(c) . However, with Q s > 1, a further three times decrease in R sw improves Q eq by 20% and L eq decreases by only 5%. A R sw range of 4-5 achieves the optimum FoM T in this paper. 
IV. PROPOSED SSI WITH TWO SECONDARY COILS
As an extension to the SSI1, a substrate-shield with two secondary coils (SSI2) is presented in this section. The proposed SSI2 layout is shown in Fig. 9 . The additional coil in the substrate-shield would increase L, by increasing the net coupling between the shield and the primary coil, and decrease Q eq , thus enabling a wider range of tradeoff limits. To achieve a nonnegligible mutual coupling between the primary coil and the secondary coil 2, the only choice is a s I < a p . Similar to the secondary coil 1, secondary coil 2 is also integrated within the substrate shield. The secondary coils 1 and 2 are effectively connected only near the switch, where the discontinuity in the secondary coil 2 forces induced currents to flow through the nearby metal strips as the return path, as discussed next.
A. ON State Operation and Modeling
The current directions for SSI2 in the ON state are shown in Fig. 10(a) with the equivalent circuit model in Fig. 10(b) . With two secondary coils in a parallel configuration, SSI2 acts similar to SSI1 in the ON state. The net magnetic coupling between the primary and the secondary coils increases with secondary coil 2, which results in a larger L. Each of the secondary coils (L s1 and L s2 ) has a negative coupling with the primary coil (k ps1 , k ps2 ). The positive magnetic coupling between the secondary coils 1 and 2 (k s1s2 ) decreases the effective magnetic coupling, and increases the resistance of the secondary coils 1 and 2 (R s1 , R s2 ) due to current crowding [21] , as graphically represented in Fig. 10(a) . Assuming Q 2 sn 1, SSI2's L eq , and R eq (assuming k s1s2 ≈ 0) are simplified as
The subscript n denotes the number of the secondary coil and R snT = R sn + R sw . The first two terms on the right-hand side of (10) and (11) are due to the effect of the two coils, respectively. The last terms represent the change in i i1 and i i2 due to the switch sharing by the secondary coils 1 and 2.
B. OFF State Operation and Modeling
Since the secondary coil 2 is directly overlapped with the substrate-shield, secondary coils 1 and 2 form a return path in the OFF state for the induced currents to flow, as shown in Fig. 11(a) . As in the ON state, i i1 and i i2 flow along the inner and outer perimeter of the secondary coils 1 and 2 due to the current crowding effect. To complete the current loop, assuming W s δ skin , the total induced current (i i1 + i i2 ) returns through the outer perimeter of the secondary coil 1 and the inner perimeter of the secondary coil 2, where the induced currents are otherwise negligible due to current crowding. Since the impedance of the inner perimeter of the secondary coil 2 (marked as secondary coil 3 in Fig. 11(a) for illustration purposes) is much lower than the outer perimeter of the secondary coil 1, the majority of the returning induced current follows through the secondary coil 3. The EM simulated SSI2 current densities in OFF state are shown in Fig. 12 , where the modeled induced current loops can be clearly identified. The induced current behavior deviates near the discontinuities. Expectedly, a small portion of i i1 returns through the outer perimeter of the secondary coil 1.
1) Parasitically Induced Loops in the Metal Strips:
The perpendicular metal strips can be subdivided into two categories for the SSI2: 1) the metal strips section enclosed within the secondary coil 2, referred to as the inner metal strips and 2) the metal strip section that lies between the secondary coils 1 and 2, referred to as the outer metal strips. In SSI1 (Fig. 5) , the metal strip spans from the secondary coil's center to its edge, resulting in a negligible net coupling between the metal strips and the primary coil. However, in SSI2, due to the enclosure by the secondary coil 2, the inner metal strips encompass a larger net H -field compared to the outer metal strips. Hence, a small magnetic coupling exists between the inner metal strips and the primary coil, irrespective of the switch's conduction state.
The induced parasitic current loops within the inner metal strips are shown in Fig. 12 . The induced current flows near the perimeter of the rectangular inner metal strips to complete the current self-loop. Due to the small perimeter of the inner metal strip rectangles, the self-loop current path is comparatively small. Thus, the inner metal strips behave akin to the independently floating metal-fill structures [31] . The inner metal strips still capture E-field component, which increases simulated Q ON by 9% at 30 GHz compared to a different SSI2 where only the inner metal strips have been removed. The calculated and EM simulated phase-difference between the excitation and the induced current is 164°and 170°± 2°at 30 GHz, respectively (5) . With the exception of the deviation near the discontinuities, negligible current flows through metal strips. This validates the use of superposition principle for accounting various EM losses to calculate the circuit parameters given in Table II. 2) Equivalent Circuit Modeling: The equivalent circuit models of SSI2 for the OFF state is given in Fig. 11(b) , with {L s3 , R s3 } as the secondary coil 3's inductance and resistance. The L eq is simplified as
assuming L s2 ≈ L s3 , as shown in Fig. 11(b) . This leads to
Simply stated, the net effect of i i2 on L eq [refer to (2) ] in the OFF state is negligible due to its self-loop nature. Hence, the i i2 mainly increases the overall losses in the OFF state.
C. SSI2 Design
The design of SSI2 is discussed next with respect to the a sI , the additional parameter compared to SSI1. The L eq and Q eq versus a s I are shown in Fig. 13 . The secondary coil 2's impedance and magnetic coupling between the secondary coil 2 and the rest of the coils is negligible for a small a s I . The coupling factors {k ps2 , k ps3 , k s1s2 } and L s3 increase with a s I . The secondary coil 2's flux further aids secondary coil 1's flux in the ON state, which leads to a lower L eq (10) . In the OFF state, using superposition principle, i i1 and i i2 loops can be separated as loop 1-to-3, and loop 2-to-3 (assuming Z s1 Z s3 ). The i i1 reduces as the secondary coil 3's impedance (Z s3 ) increases with a s I , which increases L eq . A small L also leads to a large frequency overlap between the OFF state and the ON state TR. The overall TR reduces by 41% for an a s I /a p ratio of 0.42 compared to a ratio of 0.87 used in this paper.
The behavior of the Q eq is discussed next. In the ON state, the secondary coil's net losses increase with a s I due to the higher impedance and M ps2 [refer to (11) ]. In OFF state, a larger Z s3 reduces i i1 and i i2 , which improves the quality factor. A two times increase in a s I changes the average PN by −1.2 and +0.9 dB in OFF and ON states, respectively.
D. SSI2 Experimental Results and Discussion
An SSI2 prototype is fabricated in a 65-nm bulk CMOS process. Chip micrograph of the inductor test structure is shown in Fig. 14(a) . The boundary of the device under test (DUT) is marked in the chip micrograph. The DUT characteristics are measured up to 110 GHz using Cascade WR-10 probes and Agilent PNA-X network analyzer. The measurement results are shown and compared with simulation results in Fig. 14(b)-(f) . The SSI2's L eq and Q eq are shown in Fig. 14(b) and (c), respectively. The prototype has a measured inductance of 198 and 140 pH at 30 GHz, in the ON and OFF states, respectively, exhibiting a large L of 34%. Fig. 14(c) shows that the Q eq is at maximum from 10 to 30 GHz in the OFF state. In comparison, SSI1 exhibits a simulated L of 29% and Q eq > 15.5. The discrepancy in measured and simulated results is due to a lower measured SRF.
From Table II , L eq is a strong function of the switch resistance, R sw . Thus, by tuning V sw continuously, instead of discrete states, the inductance can also be continuously tuned [1] . The SSI2's measurement results as a function of V sw are presented in Fig. 14(d)-(f) . The L-V tuning curve of Fig. 14(d) is similar to the C-V tuning curve of an accumulation-mode MOS varactor [32] . In VCOs where the varactor Q is lower than that of the SSI, an SSI can be used for fine frequency tuning, along with a digital capacitor bank for the coarse tuning. In S-TFs, R sw (and hence L eq ) is also a function of the ac voltage swing across the switch. Hence, similar to the varactors, PN degradation due to amplitudemodulation to phase-modulation effect should be taken into account if the SSI is used for continuous frequency tuning. SSI2's measurement results are summarized in Table III. With minimized substrate losses, SSI2 has a large Q and L. Due to the lack of SRF values for tunable inductors, frequency of interest is provided in Table III for comparison. V. 26 GHz VCO PROTOTYPE USING SSI2
A. VCO Design Details
A complementary cross-coupled VCO [2] , [32] is designed as the prototype for SSI2 demonstration. The SSI2-VCO schematic is shown in Fig. 15(a) . For comparison, the VCO and the buffers are kept identical to [2] , except with SSI2 as the LC-tank inductance instead of SSI1. In the SSI2-VCO, the SSI2 is used for discrete frequency tuning, by switching the SSI2 between ON and OFF states, and a varactor is used for the continuous frequency tuning. The varactor's C-V and Q-V tuning curves are shown in Fig. 15(b) , along with the active device sizes in Fig. 15(c) .
The simulated R T for the SSI2-VCO is shown in Fig. 16 . The loaded quality factor of the LC tank is calculated as Q T = (ω osc · L eq,osc )/R T and is shown in Fig. 16 . According to Leeson's PN formula (8) , the variation in Q T causes 2.5 and 3.1 dB of PN variation within the OFF and ON states, respectively. The PN varies by 5.4 dB across the frequency TR. The average PN increases by 2.6 dB in the ON state due to a lower Q L compared to the OFF state.
B. SSI2-VCO Measurement Results
The SSI2-VCO chip is fabricated in a 65-nm bulk CMOS process. The chip micrograph is shown in Fig. 17(a) . On-chip open drain buffers [6] are used for single-ended measurements, with one buffer output terminated on-chip. The core VCO die area is 200 μm × 250 μm, and 500 μm × 500 μm including the pads. The stand-alone VCO is measured using the Keysight N9030A PXA spectrum analyzer.
The VCO core draws 4.3 ± 0.2 mA current from a 1 V supply. The measured VCO output spectrum (including the buffer and measurement losses) is shown in Fig. 17(b) for different oscillation frequencies in the ON state at {21, 24.1, and 26.3} GHz and in the OFF state at {26.7, 29, and 31.6} GHz. The simulated buffer loss is 9 ± 2 dB.
VCOs measured and simulated varactor-based TR is shown in Fig. 17(c) Fig. 17(d) as a function of the offset frequency ( f offset ). The PN across the TR at a f offset of 10 MHz is shown in Fig. 17(e) , along with the VCOs core power consumption (P dc ). The PN is −120.3 ± 2.5 dBc/Hz in the OFF state and −116.8 ± 1.3 dBc/Hz in the ON state. The measured average PN varies by 3.5 dB between the OFF and the ON states. The discrepancy between the measured and the simulated PN is mainly due to a lower measured Q L in the ON state. The measured PN at 1 MHz offset frequency is −89.5 ± 3.5 dBc/Hz. The VCO's FoM and FoM T [2] are in Fig. 17(f) . The FoM and FoM T vary between −180 ± 2.5 and Table IV summarizes the VCO performance and compares with the state-of-the-art wide TR high frequency VCOs. The SSI2-VCO achieves similar FoM T as SSI1-VCO presented in [2] , highlighting the inherent design tradeoff between PN and TR and how the proposed methods can be leveraged to achieve the desired performance from the possible solution space.
VI. CONCLUSION A switched substrate-shield-based inductor topology is presented that minimizes substrate losses and parasitic capacitances while maintaining a large inductance change. Based on the EM and equivalent circuit analysis, comprehensive design guidelines and insights are presented for the design of a high-performance switched inductor for differential excitations. The presented continuous inductance tuning mode can potentially replace lossy varactor at high frequencies. A 26-GHz VCO prototype in bulk CMOS achieves a TR of greater than 40% and a best FoM T of -194.6 dBc/Hz.
